							,	=				
Form PTO-1449	(Modified)			Atty. Docket No. 1662-37500 (P00-3162)		signed						
INFORMAT: (Use several shee		Applicant										
					Filing Date							
						Concurrently Herewith		Unknown				
REFERENCE DESIGNATION U.S. PATENT DOCUMENTS												
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DA	IATE				
							6					
	•							962				
								83				
		-					, ,	60				
							Ť					
						•						
	-											
FOREIGN PAT	ENT DOCUM	ENTS										
		DOCUMENT	DATE	COUNTRY	CLASS	SUB-	Translation YES NO					
		NUMBER				CLASS						

OTHER ART (I	ncluding Auth	or, Title, Date, Per	tinent Pages,	Etc.)	•							
	AA				rance In Microproces	sors. Eric Roter	nberg. (8 n.)					
2 C	-	AR-SMT: Microarchitectural Approach To Fault Tolerance In Microprocessors, Eric Rotenberg, (8 p.). DIVA: A Dynamic Approach To Microprocessor Verification, Todd M. Austin, Journal of Instruction-Level										
C (AB	Parallelism 2 (2000) 1-6, Submitted 2/2000; published 5/2000 (26 p.). DIVA: A Reliable Substrate For Deep Submicron Microarchitecture Design, Todd M. Austin, May/June 1999										
26	AC	(12 p.).										
			·		<u> </u>							
EXAMINER Share Serve Date considered 3/2/04												
EYAMINED: I.	itial if rafaron	co considered who	ther or not o	tation is in conformance wit	h MPFP 8600: Draw lir	e through citati	on if not in					

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP \$609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.

		المحاصدة وماضمه فالمتاليق الميالية	engagement of the second of th							
Form PTO-1449	,	SIP 6	Atty. Dock 1662-375	et No. 00 (P00-3162)	Serial No. 09/839,624					
(Use several shee		OSURE STAT	Applicant							
APR 2 2 2002						2001	Group 2183			
REFERENCE D	ESIGNATIO	NUS PATENT DO	SCUMENTS	_						
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE IF APPROPRIATE			
3/2/046	AA	5,758,142	05/26/98	McFarling et al.	395	586	05/31/94			
J256	AB	5,933,860	08/03/99	Emer et al.	711	213	07/29/97			
FOREIGN PAT	ENT DOCUM	ENTS								
۲		DOCUMENT NUMBER	DAŢE	COUNTRY	CLASS	SUB- CLASS	Translation			
						F	ECEIVED			
OTHER ART (I	ncluding Auth	or, Title, Date, Per	tinent Pages, l	Etc.)			APR 2 5 2002			
SG	AC	M. Franklin, "Incorporating Fault Tolerance in Superscalar Processors," Proceedings of High Performance Computing, December, 1996.								
SG	AD	A. Mahmood et al., "Concurrent Error Detection Using Watchdog Processors - A Survey," IEEE Trans. on Computers, 37(2):160-174, February 1988.								
56	AE	J. H. Patel et al., "Concurrent Error Detection In ALU's by Recomputing With Shifted Operands," IEEE Trans. on Computers, 31(7):589-595, July 1982.								
56	AF	D. A. Reynolds et al., "Fault Detection Capabilities Of Alternating Logic," IEEE Trans. on Computers, 27(12):1093-1098, December 1978.								
St	AG	E. Rotenberg et al., "Trace Cache: A Low Latency Approach To High Bandwidth Instruction Fetching," Proceedings of the 29th Annual International Symposium on Microarchitecture, pp. 24-34, December 1996.								
SC	AH	E. Rotenberg et al., "Trace Processors," 30th Annual International Symposium on Microarchitecture (MICRO-30), Dec. 1997.								
SG	AI	T. J. Slegel et al., "IBM's S/390 G5 Microprocessor Design," IEEE Micro, pp. 12-23, March/April 1999.								
SG	AJ	J. E. Smith et al., "Implementing Precise Interrupts In Pipelined Processors," IEEE Trans. on Computers, 37(5):562-573, May 1988.								
SG	AK	G. S. Sohi et al., "A Study Of Time-Redundant Fault Tolerance Techniques For High-Performance Pipelined Computers," Digest of Papers, 19th International Symposium on Fault-Tolerant Computing, pp. 436-443, 1989.								
SG	AL	G. S. Sohi et al., "Instruction Issue Logic For High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers," IEEE Transactions on Computers, 39(3):349-359, March 1990.								
26	AM	D. M. Tullsen, et al., "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proceedings of the 22nd Annual International Symposium on Computer Architecture, Italy, June 1995.								
SG	AN	D. Tullsen et al., "Exploiting Choice: Instruction Fetch And Issue On An Implementable Simultaneous Multithreading Processor," Proceedings of the 23rd Annual International Symposium on Computer Architecture (ISCA), May, 1996.								
SG	AO	S. K. Reinhardt et al., "Transient Fault Detection Via Simultaneous Multithreading" (12 p.).								
56	AP	L. Spainhower et al., "IBM S/390 Parallel Enterprise Server G5 Fault Tolerance: A Historical Perspective," IBM J. Res. Develop. Vol. 43, No. 5/6, September/November 1999, pp. 863-873.								
56	AQ	M. Franklin, "A Study Of Time Redundant Fault Tolerance Techniques For Superscalar Processors" (5 p.).								
50	AR	K. Sundaramoorthy et al., "Slipstream Processors: Improving Both Performance And Fault Tolerance" (6 p.).								
EXAMINER 9	hou	Sprank			DATE CONSIDERE	3/2/0	4			
				ation is in conformance wit		ne through citati	on if not in			